

	Cage Code:	Title:	Date:	Rev:	Model no:
	02WLO	PRODUCT DATA (subject to change)	7/16/01	None	L64-005

This document describes the performance of a high power 1P6T switch. This is a HOT switched design i. e; switched while RF is on or off. Proper bias levels per item no.11 must be applied when operating this device.

ITEM NO	CHARACTERISTIC	CONDITIONS	MIN	MAX	UNITS	COMMENTS
1	POWER SPECIFICATION	IN BAND				
1.1	FREQUENCY		8.0	11.0	GHz	
1.2	PEAK POWER			20	Watts	
1.3	PULSE WIDTH		-	CW		
2	POWER SPECIFICATIONS	GUARD BAND				
2.1	FREQUENCY		11.0	12.0	GHz	
2.2	PEAK POWER			10	Watts	
3	POWER SPECIFICATIONS	OUT OF BAND				
3.1	FREQUENCY			>12.0	GHz	
3.2	PEAK POWER			0.1	Watt	
4	OPERATING FREQUENCY		8.0	11.0	GHz	
5	INSERTION LOSS			2.5	dB	
6	ISOLATION					
6.1		Input To Output	45		dB	
7	PHASE	MATCH/TRACK				NOT SPECIFIED
8	VSWR					
8.1	INPUT			1.25:1		
8.2	OUTPUT			1.25:1		
8.3	TERMINATION			2.0:1		
8.4	PORTS NOT SELECTED			∞		INFINITY
8.5	SOURCE			1.4:1		
9	HARMONICS & SPURS					
9.1	INTERNALLY GENERATED					NOT SPECIFIED
10	SWITCHING					
10.1	SWITCHING SPEED	TO 0.5 dB OF I.L.		10	uS	
10.2	SWITCHING RATE			50	KHz	
10.3	VIDEO LEAKAGE				Vpp	NOT SPECIFIED
10.4	COMMAND LOGIC TYPE:	TTL 6 bits				
10.5	LOGIC TABLE					SEE OUTLINE DWG BELOW
11	D.C. POWER					

	Cage Code:	Title:	Date:	Rev:	Model no:
	02WLO	PRODUCT DATA (subject to change)	7/16/01	None	L64-005

ITEM NO	CHARACTERISTIC	CONDITIONS	MIN	MAX	UNITS	COMMENTS
11.1	POSITIVE BIAS VOLTAGE		4.8	5.5	VDC	
11.2	NEGATIVE BIAS VOLTAGE		-26	-32	VDC	
11.3	POSITIVE BIAS CURRENT			450	mA	
11.4	NEGATIVE BIAS CURRENT			120	mA	
11.5	VOLTAGE PROTECTION					THIS UNIT DOES NOT HAVE OVERVOLTAGE OR REVERSE POLARITY PROTECTION ON ANY BIAS PORT
12	CONNECTORS					
12.1	RF					SMAF
12.2	DC					DAM-9
13	MECHANICAL					
13.1	WEIGHT			12	oz.	
13.2	OUTLINE				inches	SEE DWG BELOW
14	ENVIRONMENTAL	WEATHERPROOF				
14.1	OPERATING TEMPERATURE		-40	+70	°C	
14.2	STORAGE TEMPERATURE		-55	+85	°C	
14.3	VIBRATION LEVEL					Airborne
14.4	DEVICE SCREENING	LEVEL 2				QP-121 LEVEL 2



REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
-	INITIAL RELEASE	5/9/96	JCH
A	REVISED PER ECN #147	11/20/96	SPL
B	REVISED PER ECN #258	6/6/97	SPL
C	REVISED PER ECN #345	10/27/97	SPL
D	REVISED PER ECN #653	12/15/98	SPL
E	REVISED PER ECN #728 (dgb)	2/5/99	SPL
F	REVISED PER ECN #1075 (HRB)	9/3/99	SPL

P1 CONNECTIONS			
PIN	SIGNAL	PIN	SIGNAL
1	+5VDC	9	GND
2	-15VDC	10	+15VDC
3	N/C	11	N/C
4	LOGIC 1	12	GND
5	LOGIC 2	13	LOGIC 3
6	GND	14	LOGIC 4
7	LOGIC 5	15	GND
8	LOGIC 6		

PORT	LOGIC COUNTER					
	1	2	3	4	5	6
J2	0	1	1	1	1	1
J3	1	0	1	1	1	1
J4	1	1	0	1	1	1
J5	1	1	1	0	1	1
J6	1	1	1	1	0	1
J7	1	1	1	1	1	0

NOTE:
ANY OTHER LOGIC STATES ARE NOT ALLOWED

SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE